TTL circuits with “totem-pole” output stage minimize __________
(a) The power dissipation in RTL
(b) The time consumption in RTL
(c) The speed of transferring rate in RTL
(d) Propagation delay in RTL
I had been asked this question in final exam.
The origin of the question is Register-Transistor Logic(RTL) in chapter Logic Families of Digital Circuits