A 4-bit shift register that receives 4 bits of parallel data will shift to the ________ by ________ position for each clock pulse.
(a) Right, one
(b) Right, two
(c) Left, one
(d) Left, three
I had been asked this question in my homework.
My question is from Universal Shift Registers topic in portion Registers of Digital Circuits