Outputs of the AND gate in PLD is known as ____________
(a) Input lines
(b) Output lines
(c) Strobe lines
(d) Control lines
I got this question in unit test.
Question is taken from Programmable Array Logic in portion Memory Devices of Digital Circuits