Question

Timing jitter can be reduced by

(a) Good power supply isolation

(b) Stable clock reference

(c) Good power supply isolation & Stable clock reference

(d) None of the mentioned

This question was addressed to me in final exam.

My doubt is from Sources of Corruption topic in section Formatting and Baseband Modulation of Digital Communications

Answer 1

The correct answer is (c) Good power supply isolation & Stable clock reference

For explanation: Jitter occurs when there is a slight position change in the sampled signals. This timing jitter can be controlled by power supply isolation and clock reference.