PLL designs have
(a) First order loop
(b) Second order loop
(c) Higher order loop
(d) None of the mentioned
This question was posed to me during an online exam.
Question is from Receiver Synchronization in division Synchronization of Digital Communications