Which signal is used to differentiates the access from a normal memory cycle?
(a) HALT
(b) RESET
(c) MREQ
(d) IORQ
The question was posed to me in an international level competition.
I'd like to ask this question from Microprocessor of Embedded System in portion Embedded System of Embedded Systems