How is memory accessed in RISC architecture?
(a) load and store instruction
(b) opcode instruction
(c) memory instruction
(d) bus instruction
I had been asked this question in a national level competition.
This interesting question is from RISC Processor topic in chapter Embedded Processors of Embedded Systems