What type of timing is required for the burst interfaces?
(a) synchronous
(b) equal
(c) unequal
(d) symmetrical
I got this question in examination.
This intriguing question originated from Burst Interfaces topic in portion Memory Systems of Embedded Systems