How buffers are enabled in the parallel ports?
(a) by the data register
(b) by data direction register
(c) by individual control register
(d) by data and individual control register
I had been asked this question in homework.
My question comes from Parallel Ports topic in portion Basic Peripherals of Embedded Systems