Which cycle can support the burst and single transfer mode?
(a) internal
(b) external
(c) both internal and external
(d) address cycle
I got this question in an internship interview.
Enquiry is from Implementation of DMA in division Basic Peripherals of Embedded Systems