In which model, the effect of instruction is simulated and their timing is not considered?
(a) gate-level model
(b) circuit model
(c) coarse-grained model
(d) layout model
The question was asked in an online interview.
I need to ask this question from Levels of Hardware Modelling topic in section Specification of Embedded Systems