The capture/compare registers TBCCRn are double-buffered when used for compare events?
(a) true
(b) false
(c) cant be said
(d) depends on the conditions
I got this question during a job interview.
My question is from TIMER_B in division MSP430 Microcontroller of Microcontroller