When CPOL=1 then,
(a) clock idles high between transfers
(b) clock idles low between transfers
(c) bit idles high between transfers
(d) bit ideals low between transfers
I got this question in exam.
My question is based upon SPI in portion MSP430 Microcontroller of Microcontroller