The number of memory chips that are enabled at a time for refresh activity is
(a) 2
(b) 4
(c) 8
(d) more than 1
The question was asked in an internship interview.
This question is from Dynamic RAM Interfacing topic in portion Basic Peripherals and their Interfacing with 8086/88 of Microprocessor