The counter starts counting only if
(a) GATE signal is low
(b) GATE signal is high
(c) CLK signal is low
(d) CLK signal is high
I got this question in an interview for internship.
My doubt stems from Programmable Interval Timer 8254 in section Special Purpose Programmable Peripheral devices and their Interfacing of Microprocessor