The interrupt that has the lowest priority among the following is
(a) Processor extension segment overrun
(b) INTR
(c) INT instruction
(d) NMI
This question was addressed to me in an international level competition.
My query is from Internal Architecture of 80286 topic in section 80286-80287-A Microprocessor with Memory Management and Protection of Microprocessor