The clock generator delays the READY signal until the signal _________ goes low
(a) DEN (active high)
(b) DEN (active low)
(c) AEN (active low)
(d) AEN (active high)
This question was addressed to me during an internship interview.
My question comes from Bus Arbitration and Control in section Multimicroprocessor Systems of Microprocessor