The DMA request input pin that has the highest priority is
(a) DREQ0
(b) DREQ1
(c) DREQ2
(d) DREQ3
This question was addressed to me in an interview for job.
My question is taken from Programmable DMA Interface 8237 -2 topic in portion DMA, Floppy Disk and CRT Controllers of Microprocessor