In fetch-decode unit, the number of parallel decoders that accept the stream of fetched instructions and decode them is
(a) 1
(b) 2
(c) 3
(d) 4
I got this question in an internship interview.
This key question is from Pentium in section Recent Advancements in Microprocessor Architecture of Microprocessor