The instruction at which the exception is generated, but the processor extension registers contain the address of failing instruction is
(a) LTR
(b) INS
(c) CTS
(d) ESC
The question was asked in homework.
Question is taken from Protection topic in section 80286-80287-A Microprocessor with Memory Management and Protection of Microprocessor