If there is a trace cache miss, then the instruction bytes are required to be fetched from the
(a) instruction decoder
(b) Level2 cache
(c) execution module
(d) none of the mentioned
I had been asked this question in an online interview.
Asked question is from Netburst Microarchitecture For Pentium4 -2, Instruction Translation Lookaside Buffer (ITLB) and Branch Prediction topic in chapter Pentium 4 processor of Microprocessor