The branch target buffer is
(a) four-way set-associative memory
(b) has branch instruction address
(c) has destination address
(d) all of the mentioned
I have been asked this question in examination.
This key question is from Features of 80586 (Pentium), Concepts of Computer Architecture, Branch Prediction topic in section Recent Advancements in Microprocessor Architecture of Microprocessor