The on-chip cache is controlled by
(a) Cache disable(CD)
(b) No write through(NW)
(c) Cache disable and No write through
(d) None of the mentioned
I got this question in final exam.
This question is from Numeric Coprocessor topic in portion 32-bit Processors-80386, 80387 and 80486 of Microprocessor