The architecture that uses a tighter coupling between the compiler and the processor.
(a) EPIC
(b) Multi-core
(c) RISC
(d) CISC
I had been asked this question by my college director while I was bunking the class.
This question is from Sequential & Direct Access in portion Secondary Storage Devices of Computer Fundamentals