In LRU, the referenced blocks counter is set to’0′ and that of the previous blocks are incremented by one and others remain same, in the case of ______
(a) Hit
(b) Miss
(c) Delay
(d) None of the mentioned
The question was posed to me in a national level competition.
My query is from Cache Miss and Hit topic in portion Memory System of Computer Architecture