In a normal adder circuit, the delay obtained in a generation of the output is _______
(a) 2n + 2
(b) 2n
(c) n + 2
(d) None of the mentioned
This question was addressed to me in an online interview.
My doubt is from Fast Adders topic in chapter Arithmetic of Computer Architecture