Correct answer is (c) 37 registers(31 GPR and 6 SPR)
The explanation: ARM7TDMI has 37 registers(31 GPR and 6 SPR). All these designs use a Von Neumann architecture, thus the few versions comprising a cache do not separate data and instruction caches.