The correct answer is (a) high to low
To explain I would say: SDA is having a high to low transition when the clock line SCL is high. Under normal circumstances this does not happen as you can see in the subsequent clock pulses that the data line is stable in one state, either high or low when the clock line is high.