When both inputs of SR latches are low, the latch ___________
(a) Q output goes high
(b) Q’ output goes high
(c) It remains in its previously set or reset state
(d) it goes to its next set or reset state
The question was asked during a job interview.
This question is from Latches in section Flip-Flops of Digital Circuits