When both inputs of SR latches are high, the latch goes ___________
(a) Unstable
(b) Stable
(c) Metastable
(d) Bistable
The question was posed to me in an interview for internship.
Asked question is from Latches in chapter Flip-Flops of Digital Circuits