What does the circle on the clock input of a J-K flip-flop mean?
(a) Level enabled
(b) Positive edge triggered
(c) negative edge triggered
(d) Level triggered
This question was posed to me in final exam.
The origin of the question is Triggering of Flip Flops topic in chapter Flip-Flops of Digital Circuits