What does the half circle on the clock input of a J-K flip-flop mean?
(a) Level enabled
(b) Positive edge triggered
(c) negative edge triggered
(d) Level triggered
I had been asked this question during an interview for a job.
I would like to ask this question from Triggering of Flip Flops in portion Flip-Flops of Digital Circuits