Where is trap vector table located in SPARC processor?
(a) program counter
(b) Y register
(c) status register
(d) trap base register
I got this question in an interview.
My question is taken from The Sun SPARC RISC Model in division Embedded Processors of Embedded Systems