Which level is an in-built nonmaskable interrupt in SPARC processor?
(a) 15
(b) 14
(c) 13
(d) 12
I got this question in an online interview.
I'm obligated to ask this question of The Sun SPARC RISC Model topic in portion Embedded Processors of Embedded Systems