Which interfacing method lowers the speed of the processor?
(a) basic DRAM interface
(b) page mode interface
(c) page interleaving
(d) burst mode interface
The question was posed to me during an online exam.
The above asked question is from DRAM Interfaces topic in chapter Memory Systems of Embedded Systems