The configuration, in which all the processing elements are connected to a central switching element, that may be independent processor via dedicated paths is
(a) star
(b) loop
(c) complete
(d) irregular
This question was addressed to me in a national level competition.
My enquiry is from Interconnection Topologies topic in section Multimicroprocessor Systems of Microprocessor