In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is
(a) one processor
(b) two processors
(c) more than two processors
(d) none of the mentioned
I got this question in final exam.
Enquiry is from Interconnection Topologies in portion Multimicroprocessor Systems of Microprocessor