The interrupt that has the highest priority among the following is
(a) Single step
(b) NMI (non-maskable interrupt)
(c) INTR
(d) Instruction exception
This question was addressed to me during an interview.
My question comes from Internal Architecture of 80286 in portion 80286-80287-A Microprocessor with Memory Management and Protection of Microprocessor