The delays caused in the switching of the timing signals is due to __________
(a) Memory access time
(b) WMFC
(c) Propagation delay
(d) Processor delay
The question was asked in final exam.
Query is from Synchronous BUS in chapter Input/Output Organisation of Computer Architecture