The master indicates that the address is loaded onto the BUS, by activating _____ signal.
(a) MSYN
(b) SSYN
(c) WMFC
(d) INTR
This question was addressed to me in an interview.
Question is taken from Asynchronous BUS topic in division Input/Output Organisation of Computer Architecture