Which of the following logic families has the highest maximum clock frequency?
(a) S-TTL
(b) AS-TTL
(c) HS-TTL
(d) HCMOS
I have been asked this question during a job interview.
This interesting question is from Digital Integrated Circuits in section Boolean Algebra and Minimization Techniques and Logic Gates of Digital Circuits