The maximum noise voltage that may appear at the input of a logic gate without changing the logical state of its output is termed as __________
(a) Noise Margin
(b) Noise Immunity
(c) White Noise
(d) Signal to Noise Ratio
The question was posed to me in an international level competition.
Query is from Digital Integrated Circuits topic in chapter Boolean Algebra and Minimization Techniques and Logic Gates of Digital Circuits