Latches constructed with NOR and NAND gates tend to remain in the latched condition due to which configuration feature?
(a) Low input voltages
(b) Synchronous operation
(c) Gate impedance
(d) Cross coupling
I had been asked this question in examination.
I would like to ask this question from Flip Flops topic in chapter Flip-Flops of Digital Circuits