In a NAND based S’-R’ latch, if S’=1 & R’=1 then the state of the latch is ____________
(a) No change
(b) Set
(c) Reset
(d) Forbidden
I have been asked this question by my college director while I was bunking the class.
I need to ask this question from Flip Flops in chapter Flip-Flops of Digital Circuits