What is one disadvantage of an S-R flip-flop?
(a) It has no Enable input
(b) It has a RACE condition
(c) It has no clock input
(d) Invalid State
This question was addressed to me during an online exam.
My question comes from Flip Flops in portion Flip-Flops of Digital Circuits