What does the direct line on the clock input of a J-K flip-flop mean?
(a) Level enabled
(b) Positive edge triggered
(c) negative edge triggered
(d) Level triggered
The question was asked in an internship interview.
My enquiry is from Triggering of Flip Flops topic in section Flip-Flops of Digital Circuits