After the micro-ops are issued by the microcode ROM, the control goes to
(a) trace cache
(b) front end branch predictor
(c) execution module
(d) instruction decoder
I had been asked this question during an online interview.
Question is from Features of Pentium 4, Netburst Microarchitecture For Pentium4 -1 topic in portion Pentium 4 processor of Microprocessor