The signal of 82C288, that enables the cascade address drivers, during INTA cycles is
(a) DEN
(b) DT/R (active low)
(c) MCE
(d) MB
I have been asked this question in my homework.
I'd like to ask this question from Priority of Bus Use By 80286, Bus Hold and HLDA Sequence, Interrupt Acknowledge Sequence in portion 80286-80287-A Microprocessor with Memory Management and Protection of Microprocessor