In the operand fetch stage, the FPU (Floating Point Unit) fetches the operands from
(a) floating point unit
(b) instruction cache
(c) floating point register file or data cache
(d) floating point register file or instruction cache
I have been asked this question in an online interview.
I would like to ask this question from System Architecture in portion Recent Advancements in Microprocessor Architecture of Microprocessor