When an external interrupt is generated, what type of mode does the processor supports?
(a) real mode
(b) virtual mode
(c) protected mode
(d) supervisor mode
This question was addressed to me in an interview.
The origin of the question is The Sun SPARC RISC Model in portion Embedded Processors of Embedded Systems